



BNM Institute of Technology

An Autonomous Institution under VTU, Approved by AICTE, Accredited as 'A' Grade Institution by NAAC till 31.12.2026

UG branches – CSE, ISE, ECE and EEE Accredited by NBA till 30.06.2028

Post box no. 7087, 27th cross, 12th Main, Banashankari 2nd Stage, Bengaluru- 560070, INDIA

Ph: 91-80- 26711780/81/82 Email: principal@bnmit.in, www.bnmit.org



Internship - 2

Design Verification Using System Verilog

Verification of a 4-Request Round Robin Arbiter Using a Self-Checking System Verilog Test-bench

Neeharika P Kumar

1BG24EC121

Nishitha KR

1BG24EC119

Faculty Coordinators:

Dr. Subodh Kumar Panda, Professor, Dept. of ECE, BNMIT

Dr. Smitha Gayathri D, Associate Professor, Dept. of ECE, BNMIT

Ms. Kanchana Reddy, Trainer & SME, Cranes Varsity Pvt. Ltd

CONTENTS

Slide No.	Title	Contents
1	Title Slide	Project Title, Team Members (Name & USN), Guide/Faculty Coordinator, Internship Name
2	Problem Statement	Brief description of the problem being addressed and its significance
3	Objectives	List of project objectives (3–5 points)
4	Background	Introduction to the digital circuit/protocol (e.g., AXI4, FSM, UART, ALU, etc.) and its applications
5	System Architecture	Block diagram showing the overall design and data flow
6	Design Methodology	Explanation of the RTL design approach, modules developed, and design flow
7	Verilog/SystemVerilog Implementation	Description of important modules, interfaces, and key coding techniques
8	Verification Methodology	Testbench architecture (Generator, Driver, Monitor, Scoreboard, DUT), verification strategy, and simulation flow
9	Simulation Results	RTL simulation waveforms, expected vs. actual outputs, screenshots from ModelSim/Questasim/EDA Playground
10	Assertions & Coverage (if applicable)	Assertions used, functional coverage, covergroups, and verification results
11	Challenges & Solutions	Problems encountered during implementation and how they were resolved
12	Learning Outcomes	Technical skills gained, tools used, teamwork, debugging experience
13	Conclusion & Future Scope	Project summary, achievements, and possible enhancements

PROBLEM STATEMENT



- In digital systems, multiple devices often request access to a shared resource simultaneously. Without a proper arbitration mechanism, conflicts may occur, leading to unfair resource allocation and starvation of low-priority requests.
- This project aims to verify a 4-request Round Robin Arbiter using a self-checking SystemVerilog testbench. The verification environment automatically compares the expected and actual outputs, ensuring correct round robin arbitration without manual intervention.

OBJECTIVES

Design.

- Design a 4-request Round Robin Arbiter using Verilog.

Develop

- Develop a self-checking SystemVerilog verification environment.

Verify

- Verify the arbiter functionality using random test cases.

Compare

- Compare expected and actual outputs automatically using a scoreboard.

Ensure

- Ensure fair arbitration among all requesters through functional verification.


BACKGROUND

BACKGROUND


- A Round Robin Arbiter is a scheduling circuit used to provide fair access to shared resources among multiple requesters.
- Unlike fixed-priority arbiters, it changes the priority after every successful grant so that every requester gets an equal opportunity.

APPLICATIONS

- AMBA Bus Arbitration
- AXI Interconnects
- Memory Controllers
- DMA Controllers
- Network Routers
- Multi-Core Processors



SYSTEM ARCHITECTURE



DESIGN METHODOLOGY

RTL DESIGN FLOW

- Write RTL using Verilog.
- Simulate RTL.
- Develop SystemVerilog verification environment.
- Connect DUT with testbench.
- Apply random test vectors.
- Monitor outputs.
- Compare outputs.
- Generate PASS/FAIL.

VERILOG/SYSTEMVERILOG IMPLEMENTATION

RTL MODULE

4 Request Inputs

4 Grant Outputs

Pointer Register

Next Pointer Logic

VERIFICATION COMPONENTS

- Interface
- Transaction
- Generator
- Driver
- Monitor
- Scoreboard
- Environment
- Test

CODING TECHNIQUES

- always_ff
- always_comb
- Mailbox Communication
- Virtual Interface
- Randomization
- Constraint

VERIFICATION METHODOLOGY

- Verification Process
- Generator creates random transactions.
- Driver applies requests.
- Monitor captures grant.
- Scoreboard predicts expected grant.
- PASS displayed if matched.
- FAIL displayed otherwise.



SIMULATION RESULTS



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

CHALLENGES & SOLUTIONS

CHALLENGES		SOLUTIONS
 Infinite simulation	➔	 Added proper finish condition
 Duplicate monitor transactions	➔	 Removed duplicate mailbox put
 Scoreboard mismatch	➔	 Implemented Round Robin reference model
 Randomization issue	➔	 Added constraints for valid test cases
 Synchronization issue	➔	 Used mailbox and virtual interface

LEARNING OUTCOMES

- VLSI Design Flow
- Verilog RTL Coding
- System Verilog Verification
- Virtual Interfaces
- Mailboxes
- Generator, Driver, Monitor and Scoreboard Architecture
- Self-Checking Testbench
- Randomized Verification
- Debugging Simulation Errors
- Round Robin Arbitration

CONCLUSION & FUTURE SCOPE

CONCLUSION

- Designed a 4-request Round Robin Arbiter.
- Verified it using a self-checking SystemVerilog testbench.
- Validated with random test cases.
- Achieved PASS in simulation.

FUTURE SCOPE

- Add Functional Coverage.
- Implement SystemVerilog Assertions (SVA).
- Convert to UVM.
- Extend to 8/16-request and AXI4 arbiters.

THANK YOU!

V Semester, ECE, BNMIT
2024-25